

Europäisches Patentamt **European Patent Office** Office européen des brevets



EP 1 363 429 A2 (11)

(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 19.11.2003 Bulletin 2003/47 (51) Int Cl.7: H04L 12/56

(21) Application number: 03291033.3

(22) Date of filing: 25.04.2003

(84) Designated Contracting States: AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR **Designated Extension States:** AL LT LV MK

(30) Priority: 13.05.2002 US 144075

(71) Applicants:

 ALCATEL 75008 Paris (FR)

 International Business Machines Corporation Armonk, N.Y. 10504 (US)

(72) Inventors:

 Basso, Claude Raleigh, NC 27613 (US)

- Arts, Francis Luc Mathilda 2370 Arendonk (BE)
- Van Nguyen, Bay Cary, NC 27513 (US)
- Vaidhyanathan, Natarajan Greensboro, NC 27407 (US)
- Verrilli, Colin Beaton Apex, NC 27502 (US)
- (74) Representative: Plas, Axel et al Alcatel Bell N.V., Francis Wellesplein 1 2018 Antwerpen (BE)

#### (54)Logically grouping physical ports into logical interfaces to expand bandwidth

(57)A method, system and computer program product for routing packets. A network device, e.g., router, may comprise a switch fabric coupled to a plurality of blades where each blade may comprise one or more network processors coupled to one or more physical ports. The physical ports may be connected to another one or more network devices. A plurality of physical ports across one or more blades connected to the same network device may be logically mapped into a logical interface to that network device. By logically grouping a plurality of physical ports into a logical interface to a network device, a network processor may be able to transmit packets of data to that network device across multiple ports instead of one physical port.




FIG. 4

Printed by Jouve, 75001 PARIS (FR)

#### Description

5

10

15

20

25

30

35

40

45

50

55

#### **TECHNICAL FIELD**

[0001] The present invention relates to the field of packet switching networks, and more particularly to logically grouping physical ports of a network device, e.g., router, into logical interfaces thereby expanding the bandwidth capacity of transmitting packets from that network device to another network device.

#### **BACKGROUND INFORMATION**

[0002] A packet switching network has switching points or nodes (commonly referred to as routers or switches) for transmissions of data among senders and receivers connected to the network. The switching performed by these switching points is in fact the action of passing on packets of data received by a switching point or node to a further node in the network. Such switching actions are the means by which communication data is moved through the packet switching network.

[0003] Each router may comprise a switch fabric coupled to a plurality of blades. The switch fabric may be configured to direct the incoming packets of data to particular blades coupled to the switch fabric. Each blade may comprise a processor commonly referred to as a network processor coupled to one or more ports. Each port may be physically connected to another network device, e.g., router. Upon the network processor processing a packet of data, the network processor may index into a table, commonly referred to as a forwarding table, to determine the address of which port to transmit the processed packet. The forwarding table may comprise a plurality of entries where each entry may comprise an address of a particular port. The address indexed may correspond to a particular port connected to another network device. The processed packet may then be transmitted across that port to the connected network device.

[0004] Since the processed packets may be transmitted by the network processor across one particular address, the rate at which the processed packets are transmitted is limited to the bandwidth of the connection. That is, since the processed packets may be transmitted by the network processor across one physical port to a particular network device, the rate at which the processed packets are transmitted is limited to the bandwidth of the physical connection between the port and the network device.

**[0005]** If, however, the packets of data were able to be transmitted across multiple physical ports to a particular network device from a particular network processor, then the bandwidth capacity would be increased. That is, if packets of data were able to be transmitted across multiple physical ports to a particular network device by a network processor, then the rate packets of data are transmitted may be increased.

[0006] It would therefore be desirable to enable a network processor to transmit packets of data across multiple physical ports to a particular network device instead of one physical port.

#### SUMMARY

[0007] The problems outlined above may at least in part be solved in some embodiments by mapping a plurality of physical ports connected to a network device into a logical interface to that network device, e.g., router, gateway, edge device, server. That is, a plurality of physical ports may be logically grouped into a logical interface to a network device thereby enabling a network processor to transmit packets of data across multiple ports instead of one physical port.

[0008] In one embodiment of the present invention, a method for routing packets may comprise the step of mapping a plurality of physical ports in a network device, e.g., router, connected to another network device, e.g., router, gateway, edge device, server, into a logical interface to that network device. By logically grouping a plurality of ports into a logical interface, a network processor in the network device, e.g., router, may be able to transmit packets of data across multiple physical ports to a particular network device instead of one physical port as discussed further below.

[0009] A network device, e.g., router, may comprise a switch fabric coupled to a plurality of blades where each blade may comprise one or more network processors coupled to one or more ports. These ports may be connected to another one or more network devices. The switch fabric may be configured to direct incoming packets of data to particular blades where one or more of the network processors in the recipient blade may be configured to process the received packets.

[0010] Upon a network processor receiving a packet of data, the network processor may index into a table, commonly referred to as a forwarding table, to determine the table associated with a particular logical interface as well as the next destination address. The forwarding table may comprise a plurality of entries where each entry may comprise information indicating a particular table associated with a particular logical interface as well as the next destination address. Each logical interface may be associated with a table storing a plurality of entries containing blade/port combinations as discussed further below. In one embodiment, an entry may be indexed in the forwarding table using a destination address in the received packet header.

[0011] A hash function may then be performed on the received packet to generate a hash value. In one embodiment, a hash function may be performed on the source and destination address in the packet header to generate a hash value. [0012] The hash value generated may be used to index into the table associated with a particular logical interface. Upon indexing into the table associated with the logical interface, an appropriate blade/port combination may be identified to transmit the received packet of data. In one embodiment, a blade/port combination may be selected in the indexed entry of the table associated with the logical interface by using a portion of the bits of the hashed value. The received packet may then be transmitted through the identified blade/port combination to the next destination (next destination previously identified by the next destination address in the forwarding table).

[0013] The foregoing has outlined rather broadly the features and technical advantages of one or more embodiments of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0014] A better understanding of the present invention can be obtained when the following detailed description is considered in conjunction with the following drawings, in which:

Figure 1 illustrates a network system configured in accordance with the present invention;

Figure 2 illustrates an embodiment of a client in the network system configured in accordance with the present invention;

Figure 3 illustrates an embodiment of a server in the network system configured in accordance with the present invention;

Figure 4 illustrates an embodiment of a router with logical groupings of its physical ports in accordance with the present invention; and

Figure 5 is a flowchart of a method for routing packets implementing logical interface(s) in accordance with the present invention.

#### **DETAILED DESCRIPTION**

10

15

20

25

30

35

40

45

50

55

#### Figure 1 - Network System

[0015] Figure 1 illustrates one embodiment of the present invention of a network system 100. Network system 100 may comprise one or more clients 101A-C connected to a server 102 via the Internet 103. A more detailed description of server 102 is provided further below in conjunction with Figure 3. The Internet 103 may refer to a network of computers. Network system 100 may further comprise one or more routers, e.g., 104A-B, that may be coupled to one or more clients 101A-C. Routers 104A-B may be configured to forward packets of information from the one or more clients 101A-C to the Internet 103. Clients 101A-C may collectively or individually be referred to as clients 101 or client 101, respectively. A more detailed description of client 101 is provided further below in conjunction with Figure 2. Routers 104A-B may collectively or individually be referred to as routers 104 or router 104, respectively. A more detailed description of router 104 implementing logical interface(s) is provided further below in conjunction with Figure 4. It is noted that network system 100 may comprise any number of clients 101, any number of servers 102 as well as any number of routers 104 and that Figure 1 is illustrative. It is further noted that network system 100 may comprise one or more routers (not shown) that may be coupled to server 102. These routers (not shown) may be configured to forward received packets of information to server 102. It is further noted that the connection between clients 101 and the Internet 103 may be any medium type, e.g., wireless, wired. It is further noted that client 101 may be any type of device, e.g., wireless, Personal Digital Assistant (PDA), cell phone, personal computer system, workstation, Internet appliance, configured with the capability of connecting to the Internet 103 and consequently communicating with server 102. It is further noted that Figure 1 is not to be limited in scope to any one particular embodiment.

[0016] Referring to Figure 1, server 102 may comprise a web page engine 105 for maintaining and providing access to an Internet web page which is enabled to forward static web pages as well as web pages to a web browser 106 of client 101 via the Internet 103. Each client 101A-C may comprise a web browser 106A-C, respectively, which may be configured for communicating with the Internet 103 and for reading and executing web pages. Browsers 106A-C may collectively or individually be referred to as browsers 106 or browser 106, respectively. While the illustrated client engine is a web browser 106, those skilled in the art will recognize that other client engines may be used in accordance with the present invention.

# Figure 2 - Hardware Configuration of Client

[0017] Figure 2 illustrates a typical hardware configuration of client 101 (Figure 1) which is representative of a hardware environment for practicing the present invention. Client 101 may have a central processing unit (CPU) 210 coupled to various other components by system bus 212. An operating system 240 may run on CPU 210 and provide control and coordinate the functions of the various components of Figure 2. An application 250 in accordance with the principles of the present invention may run in conjunction with operating system 240 and provide calls to operating system 240 where the calls implement the various functions or services to be performed by application 250. Application 250 may include, for example, a web browser. Read-Only Memory (ROM) 216 may be coupled to system bus 212 and include a Basic Input/Output System ("BIOS") that controls certain basic functions of client 101. Random access memory (RAM) 214 and Input/Output (I/O) adapter 218 may also be coupled to system bus 212. It should be noted that software components including operating system 240 and application 250 may be loaded into RAM 214 which may be client's 101 main memory for execution. I/O adapter 218 may be a small computer system interface ("SCSI") adapter that communicates with a disk unit 220, e.g., disk drive. It is noted that the web browser may reside in disk unit 220 or in application 250.

[0018] Referring to Figure 2, client 101 may further comprise a communications adapter 234 coupled to bus 212. Communications adapter 234 may enable client 101 to communicate with server 102 (Figure 1), router 104 (Figure 1). I/O devices may also be connected to system bus 212 via a user interface adapter 222 and a display adapter 236. Keyboard 224, mouse 226 and speaker 230 may all be interconnected to bus 212 through user interface adapter 222. Event data may be inputted to client 101 through any of these devices. A display monitor 238 may be connected to system bus 212 by display adapter 236. In this manner, a user is capable of inputting to client 101 through keyboard 224 or mouse 226 and receiving output from client 101 via display 238.

#### Figure 3 - Hardware Configuration of Server

20

25

30

35

40

45

[0019] Figure 3 illustrates an embodiment of the present invention of server 102 (Figure 1). Referring to Figure 3, server 102 may comprise a processor 310 coupled to various other components by system bus 312. An operating system 330 may run on processor 310 and provide control as well as coordinate the function of the various components of Figure 3. An application 340 in accordance with the principles of the present invention may run in conjunction with operating system 330 and provide calls to operating system 330 where the calls implement the various functions or services to be performed by application 340. An application 340 may include, for example, a program for operating a web site. Read-only memory (ROM) 316 may be coupled to system bus 312 and include a Basic Input/Output System ("BIOS") that controls certain basic functions of server 102. Random access memory (RAM) 314 and disk adapter 318 may also be coupled to system bus 312. It should be noted that software components including operating system 330 and application 340 may be loaded into RAM 314 which may be server's 102 main memory. Disk adapter 318 may be an adapter that communicates with disk unit 320, e.g., disk drive. Communications adapter 334 may also be coupled to system bus 312. Communications adapter 334 may interconnect bus 312 with an outside network enabling server 102 to communicate with client 101 via the Internet 103.

### Figure 4 - Hardware Configuration of Router

[0020] Figure 4 illustrates an embodiment of the present invention of router 104A (Figure 1) implementing logical interface(s) as discussed further below. It is noted that even though the following discusses an embodiment of the present invention of router 104A that the description of router 104A applies to any router 104, e.g., router 104B, of network system 100 (Figure 1).

[0021] Returning to Figure 4, router 104A may be configured to receive packets of data such as from client 101 (Figure 1), e.g., client 101A, that may be directed to another particular network device, e.g., router 104B, in network 100 (Figure 1). Router 104A may comprise a switch fabric 401 configured to direct the incoming packets of data to particular blades 402A-C coupled to switch fabric 401. Blade 402A may comprise a network processor 403A coupled with one or more ports 404A-C. Blade 402B may comprise a network processor 403B coupled with one or more ports 404D-F. Blade 402C may comprise a network processor 403C coupled with one or more ports 404G-I. Blades 402A-C may collectively or individually be referred to as blades 402 or blade 402, respectively. Network processors 403A-C may collectively or individually be referred to as network processors 403 or network processor 403, respectively. Ports 404A-I may collectively or individually be referred to as ports 404 or port 404, respectively. Each port 404 may be coupled to a particular network device, e.g., gateway, server, router such as router 104B, in network system 100. It is noted that some of ports 404 may be coupled to a separate network device and that Figure 4 is illustrative. It is further noted that router 104A may comprise any number of blades 402 and each blade 402 may comprise any number of network processors 403 and ports 404.

[0022] Referring to Figure 4, network processor 403 may be configured to receive a packet of data from switch fabric 401. Upon receiving a packet, network processor 403 may be configured to process the packet of data. Processing may include but not limited to: determining what activities to be performed on the received packet, transmitting or discarding the received packet, determining which network device, e.g., router such as router 104B, server, edge device, gateway, to transmit the received packet, etc. Network processor 403 may then transmit the processed packet to a particular network device, e.g., router such as router 104B, through a port 404 connected to that network device. [0023] As stated in the Background Information section, each port may be physically coupled to another network device, e.g., router. Since the processed packets may be transmitted by a network processor across one particular address, the rate at which the processed packets are transmitted is limited to the bandwidth of the connection. That is, since the processed packets may be transmitted by the network processor across one physical port to a particular network device, the rate at which the processed packets are transmitted is limited to the bandwidth of the physical connection between the port and the network device.

[0024] If, however, packets of data were able to be transmitted across multiple physical ports to a particular network device from a particular network processor, then the bandwidth capacity would be increased. That is, if packets of data were able to be transmitted across multiple physical ports to a particular network device by a network processor, then the rate packets of data are transmitted may be increased. It would therefore be desirable to enable a network processor to transmit packets of data across multiple physical ports to a particular network device instead of one physical port. [0025] Network processor 403 may be configured to transmit packets of data across multiple physical ports 404 to a particular network device, e.g., router 104B, by logically grouping a plurality of physical ports 404, e.g., ports 404A-I, into a logical interface 405. That is, the physical connections between router 104A and a particular network device, e. g., router 104B, may be logically grouped into a logical interface 405. Each set of physical connections between router 104A and a particular network device may be logically grouped into a particular logical interface 405. For example, if ports 404A-F were physically connected to network device #1, then ports 404A-F may be logically grouped into logical interface 405 #1. If ports 404G-I were physically connected to network device #2, then ports 404G-I may be logically grouped into logical interface 405 #2. It is noted that physical ports 404 may be logically grouped into more than one logical interface 405 and that Figure 4 is illustrative. It is further noted that each logical interface 405 may be associated with logically grouping a plurality of physical connections to a particular network device, e.g., router, gateway, edge device, server. It is further noted that a logical interface 405 may be associated with logically grouping a plurality of ports in either one blade 402 or across multiple blades 402.

[0026] By logically grouping a plurality of ports 404 coupled to a particular network device into a logical interface 405, network processor 403 may be configured to transmit processed packets to that particular network device via any blade 402/port 404 combination grouped in that logical interface 405. For example, referring to Figure 4, ports 404A-404I are physically connected to router 104B. If ports 404A-404I were logically grouped into logical interface 405, then a particular network processor 403, e.g., network processor 403A, may be configured to transmit processed packets that are determined to be transmitted to router 104B through any of ports 404A-404I in blades 402A-C, respectively. Network processor 403, e.g., network processor 403A, may be configured to transmit the processed packets to switch fabric 401 which may then direct the processed packets to another appropriate physical blade 402/port 404 combination. Network processor 403, e.g., network processor 403A, may further be configured to transmit the processed packets to router 104B through any ports 404, e.g., ports 404A-C, in its blade 402, e.g., blade 402A, Instead of just one physical port 404 in its blade 402, e.g., blade 402A. A more detailed description of routing packets implementing logical interface(s) 405 is provided below in Figure 5.

[0027] Network processor 403, e.g., network processor 403A, may be configured in one embodiment to comprise a memory (not shown), e.g., non-volatile memory, to store a program to perform the steps of a method for routing packets implementing logical interface(s) 405 as described below in conjunction with Figure 5. The memory (not shown) in network processor 403 may further be configured to store a forwarding table and tables associated with logical interfaces 405 as discussed below in Figure 5. Network processor 403 may further comprise a processor (not shown), commonly referred to as a packet processor, coupled to the memory (not shown). The packet processor (not shown) may be configured to execute the instructions of the program. It is further noted that the steps of the method performed by the program mentioned above may in an alternative embodiment be implemented in hardware such as in an Application Specific Integrated Circuit (ASIC).

# Figure 5 - Method for Routing Packets

<sup>55</sup> [0028] Figure 5 is a flowchart of one embodiment of the present invention of a method 500 for routing packets implementing logical interface(s) 405 (Figure 4).

[0029] Referring to Figure 5, in conjunction with Figures 1 and 4, in step 501, a plurality of physical ports 404 connected to a particular network device, e.g., router 104B, may be mapped into a logical interface 405. For example,

10

15

45

referring to Figure 4, ports 404A-I of router 104A connected to router 104B may be logically grouped into a logical interface 405 thereby enabling network processor 403, e.g., network processor 403A, to transmit packets of data across multiple physical ports 404 to a particular network device, e.g., router 104B, instead of one physical port 404 as discussed further below.

[0030] In step 502, network processor 403, e.g., network processor 403A, may receive a packet of data from switch fabric 401. Upon receiving the packet of data, network processor 403, in step 503, may index into a table, commonly referred to as a forwarding table, to determine the table associated with a particular logical interface 405 as well as the next destination address, i.e., the next hop address. The forwarding table may comprise a plurality of entries where each entry may comprise information indicating a particular table associated with a particular logical interface 405 as well as the next destination address. Each logical interface 405 may be associated with a table storing a plurality of entries containing blade 402/port 404 combinations as discussed further below. In one embodiment, an entry may be indexed in the forwarding table using a destination address in the received packet header. It is noted that an entry may be indexed in the forwarding table using other means and that such means would be recognized by an artisan of ordinary skill in the art. It is further noted that embodiments implementing such means would fall within the scope of the present invention.

[0031] In step 504, a hash function may be performed on the received packet to generate a hash value. In one embodiment, a hash function may be performed on the source and destination address in the packet header to generate a hash value. It is noted that in other embodiments a hash function may be performed on different fields, e.g., port, type of service, in the received packet to generate a hash value.

[0032] In step 505, the hash value generated in step 504 may be used to index into the table associated with a particular logical interface 405 determined in step 503. Upon indexing into the table associated with the logical interface 405 determined in step 503, an appropriate blade 402/port 404 combination may be identified in step 506 to transmit the received packet of data as explained below.

[0033] As stated above, the table associated with a particular logical interface 405 may comprise a plurality of entries where each entry may comprise a threshold value associated with a particular blade 402/port 404 combination. The threshold value may represent a percentage of the total number of packets received by router 104A that may be transmitted through the blade 402/port 404 combination associated with that threshold value. In one embodiment, the threshold value may be updated periodically by a user, e.g., system administrator, in control of router 104, e.g., router 104A. For example, the threshold value, e.g., twenty percent of the number of packets received by router 104A, associated with a particular blade 402/port 404 combination may be updated by lowering the threshold value by one percent during each update. An example of an entry of the table associated with a particular logical interface 405 is shown in Table 1 below:

TABLE 1

Th O	Th 1	Th 2	Th 3	Th 4	Th 5	Th 6	Th 7	Th 8	Th 9	Th A	Th B	Th C	Th D	Th E	Th F
ВО	P0	B1	P1	B2	P2	ВЗ	Р3	B4	P4	B5	P5	B6	P6	B7	P7
B8	P8	B9	P9	ВА	PA	BB	PB	ВС	PC	BD	PD	BE	PE	BF	PF

[0034] Table 1 above illustrates an exemplary entry in the table associated with a particular logical interface 405. Each entry may comprise a plurality of threshold values (16 threshold values in exemplary Table 1) where each threshold value is associated with a particular blade 402/port 404 combination. For example, threshold value (Th0) is associated with blade B0/port P0 combination where blade B0 may refer to a particular blade 402, e.g., blade 402B, and port P0 may refer to a particular port 404, e.g., port 404E. Threshold value (Th1) is associated with blade B1/port P1 combination and so forth. As stated above, each threshold value may represent a percentage of the total number of packets received by router 104A that may be transmitted through the blade 402/port 404 combination associated with that threshold value. For example, threshold value (Th0) may represent a percentage of the total number of packets received by router 104A that may be transmitted through port P0 in blade B0. If port P0 refers to port 404D and blade B0 refers to blade 402B, then if Th0 has a value of twenty percent, a maximum of twenty percent of the total packets received by router 104A may be transmitted through port 404D in blade 402B.

[0035] As stated above, upon indexing into the table associated with the logical interface 405 determined in step 503, an appropriate blade 402/port 404 combination may be identified in step 506 to transmit the received packet of data. In one embodiment, the hash value generated in step 504 may be used to select a particular threshold value and hence a blade 402/port 404 combination associated with the selected threshold value. In one embodiment, a portion of the bits of the hash value, e.g., most significant bits, may be used to select a particular threshold value in the entry indexed in step 505. For example, referring to Table 1, since there are 16 different threshold values in each entry of

5

10

15

20

25

30

35

40

45

50

the table associated with logical interface 405, only four bits of the hash value generated in step 504 may be used to select a threshold value. Upon selecting a threshold value, the blade 402/port 404 combination associated with the selected threshold value may be used to transmit the received packet.

[0036] In step 507, the received packet may be transmitted through the blade 402/port 404 combination identified in step 506 to the destination identified in step 503. For example, referring to Figure 4, if network processor 403A identified blade 402B/port 404D as being the blade 402/port 404 combination to transmit the processed packet, then network processor 403A may forward the processed packet to switch fabric 401 which may then direct the processed packet to blade 402B/port 404D.

[0037] It is noted that method 500 may be executed in a different order presented and that the order presented in the discussion of Figure 5 is illustrative. It is further noted that certain steps in Figure 5 may be executed almost concurrently.

[0038] Although the system, computer program product and method are described in connection with several embodiments, it is not intended to be limited to the specific forms set forth herein; but on the contrary, it is intended to cover such alternatives, modifications and equivalents, as can be reasonably included within the spirit and scope of the invention as defined by the appended claims. It is noted that the headings are used only for organizational purposes and not meant to limit the scope of the description or claims.

#### Claims

20

10

25

30

35

40

45

55

1. A method for routing packets comprising the steps of:

mapping a plurality of physical ports into a logical interface to a network device, wherein said plurality of physical ports are connected to one or more processors, wherein said one or more processors are configured to process packets of data;

receiving a packet of data; and

transmitting said received packet of data to one of said plurality of physical ports of said logical interface.

2. The method as recited in claim 1 further comprising the step of:

indexing a first table to determine a second table associated with said logical interface.

3. The method as recited in claim 2, wherein said first table is indexed using a destination address of said received packet.

4. The method as recited in claim 2 further comprising the steps of:

performing a hash function on said received packet to generate a hash value; indexing into said second table using said generated hash value; and identifying one of said plurality of ports to transmit said received packet from said second table using said generated hash value.

5. The method as recited in claim 4, wherein a blade is identified from said second table using said generated hash value.

- 6. The method as recited in claim 4, wherein said hash function is performed on a source address and a destination address of said received packet to generate said hash value.
- 7. A computer program product embodied in a machine readable medium for routing packets comprising the programming steps of:

mapping a plurality of physical ports into a logical interface to a network device, wherein said plurality of physical ports are connected to one or more processors, wherein said one or more processors are configured to process packets of data;

receiving a packet of data; and

transmitting said received packet of data to one of said plurality of physical ports of said logical interface.

8. The computer program product as recited in claim 7 further comprising the programming step of:

indexing a first table to determine a second table associated with said logical interface.

- 9. The computer program product as recited in claim 8, wherein said first table is indexed using a destination address of said received packet.
- 10. The computer program product as recited in claim 8 further comprising the programming steps of:

performing a hash function on said received packet to generate a hash value; indexing into said second table using said generated hash value; and identifying one of said plurality of ports to transmit said received packet from said second table using said generated hash value.

- 11. The computer program product as recited in claim 10, wherein a blade is identified from said second table using said generated hash value.
- 12. The computer program product as recited in claim 10, wherein said hash function is performed on a source address and a destination address of said received packet to generate said hash value.
- 13. A network processor, comprising:

5

10

15

20

25

30

35

40

45

55

a memory unit operable for storing a computer program operable for routing packets; and a processor coupled to said memory unit, wherein said processor, responsive to said computer program, comprises:

circuitry operable for mapping a plurality of physical ports into a logical interface to a network device, wherein said plurality of physical ports are connected to one or more network processors, wherein said one or more network processors are configured to process packets of data; circuitry operable for receiving a packet of data; and circuitry operable for transmitting said received packet of data to one of said plurality of physical ports of said logical interface.

- 14. The system as recited in claim 13, wherein said processor further comprises:
  - circuitry operable for indexing a first table to determine a second table associated with said logical interface.
- 15. The system as recited in claim 14, wherein said first table is indexed using a destination address of said received packet.
- 16. The system as recited in claim 14, wherein said processor further comprises:

circuitry operable for performing a hash function on said received packet to generate a hash value; circuitry operable for indexing into said second table using said generated hash value; and circuitry operable for identifying one of said plurality of ports to transmit said received packet from said second table using said generated hash value.

- 17. The system as recited in claim 16, wherein a blade is identified from said second table using said generated hash value.
- 18. The system as recited in claim 16, wherein said hash function is performed on a source address and a destinationaddress of said received packet to generate said hash value.
  - 19. A system, comprising:
    - a plurality of blades; and a switch fabric coupled to said plurality of blades, wherein said switch fabric is configured to direct incoming packets of data to particular blades;
    - wherein each of said plurality of blades comprises:

a first processor, wherein said first processor is configured to process packets of data; and one or more ports coupled to said first processor, wherein said one or more ports are configured to transmit processed packets of data; wherein said first processor comprises:

a memory unit operable for storing a computer program operable for routing packets; and a second processor coupled to said memory unit, wherein said second processor, responsive to said computer program, comprises:

circuitry operable for mapping a plurality of ports of one or more blades into a logical interface to a network device;

circuitry operable for receiving a packet of data; and circuitry operable for transmitting said received packet of data to one of said plurality of physical ports of said logical interface.

20. The system as recited in claim 19, wherein said second processor further comprises:

circuitry operable for indexing a first table to determine a second table associated with said logical interface.

- 20 21. The system as recited in claim 20, wherein said first table is indexed using a destination address of said received packet.
  - 22. The system as recited in claim 20, wherein said second processor further comprises:

circuitry operable for performing a hash function on said received packet to generate a hash value; circuitry operable for indexing into said second table using said generated hash value; and circuitry operable for identifying one of said plurality of ports to transmit said received packet from said second table using said generated hash value.

- 30 23. The system as recited in claim 22, wherein a blade is identified from said second table using said generated hash value.
  - 24. The system as recited in claim 22, wherein said hash function is performed on a source address and a destination address of said received packet to generate said hash value.

35

5

10


15


25


40


45

50
















# Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 1 363 429 A3

(12)

# **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 23.06.2004 Bulletin 2004/26


(51) Int Ci.7: **H04L 12/56** 

- (43) Date of publication A2: 19.11.2003 Bulletin 2003/47
- (21) Application number: 03291033.3
- (22) Date of filing: 25.04.2003
- (84) Designated Contracting States:

  AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
  HU IE IT LI LU MC NL PT RO SE SI SK TR
  Designated Extension States:

  AL LT LV MK
- (30) Priority: 13.05.2002 US 144075
- (71) Applicants:
  - ALCATEL
     75008 Paris (FR)
  - International Business Machines Corporation Armonk, N.Y. 10504 (US)
- (72) Inventors:
  - Basso, Claude Raleigh, NC 27613 (US)

- Arts, Francis Luc Mathilda
   2370 Arendonk (BE)
- Van Nguyen, Bay Cary, NC 27513 (US)
- Vaidhyanathan, Natarajan Greensboro, NC 27407 (US)
- Verrilli, Colin Beaton Apex, NC 27502 (US)
- (74) Representative: Plas, Axel et al Alcatel Bell N.V., Francis Wellesplein 1 2018 Antwerpen (BE)
- (54) Logically grouping physical ports into logical interfaces to expand bandwidth
- (57) A method, system and computer program product for routing packets. A network device, e.g., router, may comprise a switch fabric coupled to a plurality of blades where each blade may comprise one or more network processors coupled to one or more physical ports. The physical ports may be connected to another one or more network devices. A plurality of physical ports across one or more blades connected to the same network device may be logically mapped into a logical interface to that network device. By logically grouping a plurality of physical ports into a logical interface to a network device, a network processor may be able to transmit packets of data to that network device across multiple ports instead of one physical port.



Printed by Jouve, 75001 PARIS (FR)



# **EUROPEAN SEARCH REPORT**

Application Number EP 03 29 1033

		ERED TO BE RELEVANT adication, where appropriate,	Relevant	CLASSIFICATION OF THE
Category	of relevant pass		to claim	APPLICATION (Int.CI.7)
X	WO 02/09307 A (PLUR 31 January 2002 (20 * page 2, line 20 - * page 3, line 13 - * page 4, line 14 -	02-01-31) line 25 * line 20 * line 21 *	1-4, 6-10, 12-16,18	H04L12/56
Y A	* page 6, line 18 -	page 8, line 23 *	20-24 5,11,17	
A	AL) 22 November 200	VISWANADHAM KRISHNA E 1 (2001-11-22) column, line 6 - line		
X	EP 1 193 918 A (BRO 3 April 2002 (2002-	04-03)	19	
Y	* Column 3, line 58	- column 5, line 41 *	20-24	
				TECHNICAL FIELDS SEARCHED (Int.CI.7)
				H04L
:				
	,			
	The present search report has	been drawn up for all claims	7	
	Place of search	Date of completion of the search		Examiner
	The Hague	20 April 2004	Per	rier, S
X : par Y : par doc A : ted	ATEGORY OF CITED DOCUMENTS licularly relevant if taken alone licularly relevant if tombined with anotament of the same category anotopical background 1-written disclosure	E : earlier patent of after the filing ther D : document cited to comment	d in the application d for other reasons	shed on, or



Application Number

EP 03 29 1033

CLAIMS INCURRING FEES
The present European patent application comprised at the time of filling more than ten claims.
Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.
LACK OF UNITY OF INVENTION
The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:
see sheet B
All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
•
None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



# LACK OF UNITY OF INVENTION SHEET B

Application Number

EP 03 29 1033

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. claims: 1-18

Identification of a blade of a router using a generated hash value.

2. claims: 19-24

Router blades for the mapping of physical ports into a logical interface.  $% \left( \frac{1}{2}\right) =\frac{1}{2}\left( \frac{1}{2}\right) +\frac{1}{2}\left( \frac{1}{2}\right) +\frac$ 

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 03 29 1033

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

20-04-2004

	Patent document ad in search report		Publication date		Patent family member(s)		Publication date
WO	0209307	A	31-01-2002	US AU EP WO US	6553005 6181201 1303923 0209307 2002114276	A Al Al	22-04-20 05-02-20 23-04-20 31-01-20 22-08-20
us	2001043614	A1	22-11-2001	NONE			
EP	1193918	Α	03-04-2002	EP US	1193918 2002034181	A2 A1	03-04-20 21-03-20
				• •			
					·		
			fficial Journal of the Eur				

**PLANK PAGE**